XC95144-7PQ160I

CPLD, 3,200 usable gates, QFP100, -0.5 to 7.0 V, XC95144-7PQ160I, Xilinx

Rated 5 Rating 5 | reviews | Write a review

Price:: US $25.00~28.00 / piece [Get Latest Price]

Reference price:

Qty (lots)	Price/lot
	US $25.00~28.00

PartNumber:: XC95144-7PQ160I

Brand:: Xilinx, Inc - Xilinx | Pack: QFP | D/C: 11+

Availability:: Supply Ability: 10000/Week Can Ship Immediately
Delivery: 10-15 Business Days (ships out within 3 Business days)

Quantity:: piece

Total Price:: US $0

Place Order via Escrow Service

Sold By

Ms. lucky's store

(Hong Kong)

add to my favourite

100% Positive feedback

Detailed seller ratings

Visit Store

Contact Now

Esrcow Service

Place orders confidently and securely via it

Safe payments
Quick and easy transactions
Free service charges

Learn More >>

Previous Next

Products Upload time: 2012-03-22

From Other Seller

Part Number:XC95144-7PQ160I
US $25.00 - 28.00
EKZE250ELL152MK25S

US $0.10 - 1.00 / Piece
(0) Remove
ECA1HHG100

US $10.00 - 10.00 / Piece
(0) Remove
Quantity:

piece

Product Summary

The XC95144-7PQ160I is a high-performance CPLD providing advanced in-system programming and test capabilities for general purpose logic integration. It is comprised of eight 36V18 Function Blocks, providing 3,200 usable gates with propagation delays of 7.5 ns. The XC95144-7PQ160I is available in 100-pin PQFP, 100-pin TQFP, and 160-pin PQFP packages.

Parametrics

XC95144-7PQ160I absolute maximum ratings: (1)VCC, Supply voltage relative to GND: -0.5 to 7.0 V; (2)VIN, DC input voltage relative to GND: -0.5 to VCC + 0.5 V; (3)VTS, Voltage applied to 3-state output with respect to GND: -0.5 to VCC + 0.5 V; (4)TSTG, Storage temperature: -65 to +150 ℃; (5)TSOL, Max soldering temperature (10 s @ 1/16 in = 1.5 mm): +260 ℃.

Features

XC95144-7PQ160I features: (1)7.5 ns pin-to-pin logic delays on all pins; (2)fCNT to 111 MHz; (3)144 macrocells with 3,200 usable gates; (4)Up to 133 user I/O pins; (5)5 V in-system programmable: Endurance of 10,000 program/erase cycles; Program/erase over full commercial voltage and temperature range; (6)Enhanced pin-locking architecture; (7)Flexible 36V18 Function Block: 90 product terms drive any or all of 18 macrocells within Function Block; Global and product term clocks, output enables, set and reset signals; (8)Extensive IEEE Std 1149.1 boundary-scan (JTAG); (9)support; (10)Programmable power reduction mode in each macrocell; (11)Slew rate control on individual outputs; (12)User programmable ground pin capability; (13)Extended pattern security features for design protection; (14)High-drive 24 mA outputs; (15)3.3 V or 5 V I/O capability; (16)Advanced CMOS 5V FastFLASH technology; (17)Supports parallel programming of more than one XC9500 concurrently; (18)Available in 100-pin PQFP, 100-pin TQFP, and 160-pin PQFP packages.