XC95216-10PQ160I

in-system programmable CPLD, 160PQFP, -0.5 to 7.0 V, XC95216-10PQ160I, Xilinx

Rated 5 Rating 5 | reviews | Write a review

Price:: US $54.00~56.00 / piece [Get Latest Price]

Reference price:

Qty (lots)	Price/lot
	US $54.00~56.00

PartNumber:: XC95216-10PQ160I

Brand:: Xilinx, Inc - Xilinx | Pack: QFP | D/C: 10+

Availability:: Supply Ability: 10000/Week Can Ship Immediately
Delivery: 10-15 Business Days (ships out within 3 Business days)

Quantity:: piece

Total Price:: US $0

Place Order via Escrow Service

Sold By

Ms. lucky's store

(Hong Kong)

add to my favourite

100% Positive feedback

Detailed seller ratings

Visit Store

Contact Now

Esrcow Service

Place orders confidently and securely via it

Safe payments
Quick and easy transactions
Free service charges

Learn More >>

Previous Next

Products Upload time: 2012-03-22

From Other Seller

Part Number:XC95216-10PQ160I
US $54.00 - 56.00
ECA1HHG4R7

US $10.00 - 10.00 / Piece
(0) Remove
YL-G709

US $65.00 - 68.00 / Piece
(0) Remove
Quantity:

piece

Product Summary

The XC95216-10PQ160I is an in-system programmable CPLD providing advanced in-system programming and test capabilities for general purpose logic integration. It is comprised of twelve 36V18 Function Blocks, providing 4,800 usable gates with propagation delays of 10 ns.

Parametrics

XC95216-10PQ160I absolute maximum ratings: (1)Supply voltage relative to GND: -0.5 to 7.0 V; (2)DC input voltage relative to GND: -0.5 to VCC + 0.5 V; (3)Voltage applied to 3-state output with respect to GND: -0.5 to VCC + 0.5 V; (4)Storage temperature: -65 to +150 ℃; (5)Max soldering temperature (10 s @ 1/16 in = 1.5 mm): +260 ℃.

Features

XC95216-10PQ160I features: (1)10 ns pin-to-pin logic delays on all pins; (2)fCNT to 111 MHz; (3)216 macrocells with 4800 usable gates; (4)Up to 166 user I/O pins; (5)5 V in-system programmable; (6)Enhanced pin-locking architecture; (7)Flexible 36V18 Function Block; (8)Extensive IEEE Std 1149.1 boundary-scan (JTAG) support; (9)Programmable power reduction mode in each macrocell; (10)Slew rate control on individual outputs; (11)User programmable ground pin capability; (12)Extended pattern security features for design protection; (13)High-drive 24 mA outputs; (14)3.3 V or 5 V I/O capability; (15)Advanced CMOS 5V FastFLASH technology; (16)Supports parallel programming of more than one XC9500 concurrently; (17)Available in 160-pin PQFP, 352-pin BGA, and 208-pin HQFP packages.